国产精品wwwww|电视剧魂断太平全集在线高清观看|国产精品美女久久久|精品在线91,日韩免费中文字幕,扫黑风暴电视剧在线观看免费完整版,成人av在线播放网站

APP下載
機(jī)會在手,求職信息實(shí)時(shí)掌握
    Alternate Text
    APP下載
    Alternate Text
    微信公眾號
    Alternate Text
    小程序
當(dāng)前位置:首頁> 列表 >職位詳情
Digital Design Engineer Lead (DDR5 SPD HUB)
40000-65000元 成都 應(yīng)屆畢業(yè)生 碩士
  • 全勤獎(jiǎng)
  • 節(jié)日福利
  • 不加班
  • 周末雙休
成都芯源系統(tǒng)有限公司 2026-01-09 13:35:37 315人關(guān)注
職位描述
該職位還未進(jìn)行加V認(rèn)證,請仔細(xì)了解后再進(jìn)行投遞!
Summary: SPD Hub Digital Designer Lead will lead the design development, design implementation, and verification of digital logic for DDR5 SPD Hub (Serial Presence Detect Hub) including register interface, control logic, security features, and I3C/I2C communication modules. This position requires both technical and leadership skills owning solid digital design fundamentals, familiarity with memory architecture, and experience in RTL development and chip integration while working closely with multi-disciplinary groups to drive and design key aspects of SPD Hub products. RESPONSIBILITIES: ? Participate in architecture definition and micro-architecture design for DDR5 SPD Hub features. ? Develop and lead RTL (Verilog/SystemVerilog) for I3C, I2C, RCD/SPD-Hub related control logic, ECC/parity and protection mechanisms. ? Perform and lead digital design verification/testcases using standard RTL/DV languages (Verilog, SV, UVM), strong documentation skills for spec/test plan documents. ? Works closely with digital design team and collaborate with analog/mixed-signal, DFT, and physical design teams to support full-chip integration. ? Work closely with firmware and validation teams to ensure correct system-level behavior. ? Solid knowledge of industry standard ASIC tools/flow for daily work: Digital Simulators, synthesis tools, DFT, LEC, STA, etc ? Participate in bring-up, validation, and failure analysis for engineering samples. ? Provide documentation including design spec, timing diagrams, and integration guide. ? Good written/verbal communication English skills and strong team work/collaboration. REQUIREMENTS: ? PhD or MS degree with 10 years of experience in digital ASIC design. ? Experience with memory subsystem architecture, preferably DDR4/DDR5 or SPD/RCD devices. ? Experience with DDR5 SPD Hub or RCD/PMIC product development. ? Knowledge of I3C (MIPI) protocol, I2C/SMBus, or SPD EEPROM behavior. ? Experience with security logic, including encryption/authentication basics. ? Strong knowledge of ASIC development process and digital design techniques. ? Experience with programming, scripting and automation languages like Perl/TCL/Unix/Python and C/C ? Executing tasks that hit project milestones ? Knowledge/Experience with the following is a plus: ? embedded designs and/or firmware development ? knowledge of power management industry/applications ? experience of mixed signal design ? I2C, I3C, SPI, USB, PMBUS/USB-PD
聯(lián)系方式
注:聯(lián)系我時(shí),請說是在四川人才網(wǎng)上看到的。
工作地點(diǎn)
地址:成都武侯區(qū)成都-高新區(qū)美國芯源系統(tǒng)(成都)有限公司
?? 點(diǎn)擊查看地圖
詳細(xì)位置,可以參考上方地址信息
求職提示:用人單位發(fā)布虛假招聘信息,或以任何名義向求職者收取財(cái)物(如體檢費(fèi)、置裝費(fèi)、押金、服裝費(fèi)、培訓(xùn)費(fèi)、身份證、畢業(yè)證等),均涉嫌違法,請求職者務(wù)必提高警惕。
top
投遞簡歷
馬上投遞
更多優(yōu)質(zhì)崗位等你來挑選   加入本站,發(fā)現(xiàn)更好的自己
投遞簡歷
馬上投遞
提示
該職位僅支持官方網(wǎng)站投遞
關(guān)閉 去投遞
會員中心 提示:訂單支付,立即生效
天數(shù): 0
共計(jì): 0
支付方式:
微信支付
支付寶支付
確認(rèn) 取消